DVT SystemVerilog IDE User Guide
Rev. 24.1.10, 14 May 2024

37.1 Runtime UVM Configuration Queries

After setting a runtime elaborated Verification top, the following views are automatically populated to help you browse and debug the testbench structure and configuration: