DVT Eclipse IDE Diagrams - How to Generate Diagrams Showing UVM Components and TLM Port Connections


UVM Components Diagrams help you inspect and document the structure of a verification environment. They illustrate the containment of the UVM component instances and the TLM port connections in your verification environment.

This video shows how to generate and explore a UVM Components Diagram.

Explore the design and verification tools: https://www.dvteclipse.com
Or request a license: https://www.dvteclipse.com/request-license