Nicholas Zicha

While DVT's productivity gains in day-to-day development are clear, it has been indispensable in on-boarding neophytes to SystemVerilog for RTL and verification using UVM. The quality of the tool and the fantastic support, especially when requesting new features, are second to none.