Skip to content
DVT IDE for VS Code VHDL User Guide
24.2.27 (26 November 2024)
⌘ K
DVT IDE for VS Code VHDL User Guide
24.2.27 (26 November 2024)
  • Installation
    • System Requirements
    • Install DVT for VS Code from Marketplace
    • Install DVT for VS Code from VSIX
    • Install DVT for VS Code Using a Pre-Packed Distribution
    • Set the License
  • User Interface
    • VS Code User Interface
    • DVT IDE for VS Code User Interface
  • Predefined Projects
  • Project Templates
    • What is a project template?
    • How to generate code from a project template
    • Template Configuration
  • Build Configurations
    • Project Natures
    • Non-top files
    • default.build
    • Auto-config
    • Simulator Log-config
    • Emulating compiler invocations
    • Multiple .build Files
    • Compatibility Modes
    • Paths
    • Strings
    • Comments
    • Environment Variables
    • Including Other Argument Files
    • Build Persistence
    • All Build Directives
    • SystemVerilog OVM or UVM Library Compilation
    • Xilinx Libraries Compilation
    • Intel(Altera) Quartus Libraries Compilation
    • Questa Libraries Compilation
    • Use of External Programs
  • Compile Checks
    • Compile Waivers
    • Semantic Checks
    • Non Standard Checks
  • Quick Fix Proposals
  • AI Assistant
    • Overview
    • Getting Started
    • Key Terms
    • Working in Chat
    • Working in Editor
    • Reference
    • How to Set-up Local LLMs Using Ollama
    • Troubleshooting
  • Content Assist (Autocomplete)
    • Content assist for CamelCase and Underscore
    • Code Templates
    • Component Automatic Instantiation
    • Generate Case Statement Using Autocomplete
  • Hyperlinks
  • Show Usages
  • Show Readers or Writers
  • Show Instances
  • Peek Exploration
  • Refactoring
  • Code Factory
  • Code Formatting
    • Capitalization
    • Whitespace
    • Indentation
    • Vertical Alignment
    • Line Wrapping
    • Disable Format for Code Sections
    • Preferences Keys
  • Breadcrumb Navigation Bar
    • Design Breadcrumb
    • Scope Breadcrumb
  • Diagrams
    • Design Diagram
    • Bit Field Diagrams
    • WaveDrom Timing Diagrams
    • Common Diagram Actions
    • Common Diagram Toolbar
  • Syntax Coloring
  • Inactive Generates Code Highlight
  • Database Out of Sync Notification
  • Tooltips
    • Comments Formatting
  • Workspace Symbols
  • Views
    • Problems View
    • Outline View
    • Compiled Files View
    • Compile Order View
    • Design Hierarchy View
    • Diagnostics View
  • Quick Search in Views
    • CamelCase
    • Simple Regex
    • Hierarchical Search
    • Search for Members
    • Search Port in Design Hierarchy
  • Content Filters
    • Content Filters XML syntax
    • Filtering by Element Type
    • Content Filters Examples
    • Predefined Content Filters
  • Export HTML/PDF Documentation
    • Preview HTML Documentation
  • External Tools Integration
  • Scripts
    • dvt_code.sh
    • dvt_ls.sh
  • Custom Scripts
  • SCM Checkout Hook
  • Memory Monitor
  • Application Notes
    • Flow Integration
    • Environment Variables
    • Design Elaboration
    • FPGA Support
    • Output and logging
    • Understanding DVT IDE memory usage
  • Handy VS Code Documentation Pointers
  • What is New?
  • How to Report an Issue?
  • Legal Notices
  • Third Party Licenses
  • Q & A
    • Can I deactivate DVT support for a workspace even though one of my workspace folders contains a .dvt directory?
DVT IDE for VS Code VHDL User Guide
/
Breadcrumb Navigation Bar

Breadcrumb Navigation Bar

  • Design Breadcrumb
  • Scope Breadcrumb
Preferences Keys
Design Breadcrumb

© 2005-2024 AMIQ EDA s.r.l. (AMIQ). All rights reserved. DVT 24.2.27 (26 November 2024). Built with Sphinx 8.1.3