Architecture arch of reconfig_icap_fsm

Types

Name	Description
t_state
t_sync_state	detect the status of the synchronization

Processes

readback_cnt_p

readback_cnt_p @(clk)

readback counter process

sync_p

sync_p @(clk)

update sync status

FSM Transitions for sync_state

#	Current State	Next State	Condition	Comment
1	dummy0	bus_width0	[((in_data_valid = '1') and (in_data = sync_s_bus_p_0))]
2	dummy0	none	[((in_data_valid = '1') and not (in_data = sync_s_bus_p_0) and (in_data /= sync_s_dummy))]
3	bus_width0	bus_width1	[((in_data_valid = '1') and (in_data = sync_s_bus_p_1))]
4	bus_width0	none	[((in_data_valid = '1') and not (in_data = sync_s_bus_p_1))]
5	none	dummy0	[((in_data_valid = '1') and (in_data = sync_s_dummy))]
6	bus_width1	dummy1	[((in_data_valid = '1') and (in_data = sync_s_dummy))]
7	bus_width1	none	[((in_data_valid = '1') and not (in_data = sync_s_dummy))]
8	dummy1	synced	[((in_data_valid = '1') and (in_data = sync_s_sync))]
9	dummy1	none	[((in_data_valid = '1') and not (in_data = sync_s_sync) and (in_data /= sync_s_dummy))]
10	synced	cmdWrite	[((in_data_valid = '1') and (in_data = sync_s_regW))]
11	cmdWrite	dsynced	[((in_data_valid = '1') and (in_data = sync_s_dsync))]
12	cmdWrite	synced	[((in_data_valid = '1') and not (in_data = sync_s_dsync))]
13	dsynced	none	[(in_data_valid = '1')]

×