[source]

Module prim_and2

Widthin0_i[Width-1:0]logicin1_i[Width-1:0]logicout_ologic[Width-1:0]

Block Diagram of prim_and2

Abstract primitives wrapper.

This file is a stop-gap until the DV file list is generated by FuseSoC. Its contents are taken from the file which would be generated by FuseSoC. https://github.com/lowRISC/ibex/issues/893

Parameters

Name

Default

Description

Width

1

Ports

Name

Type

Direction

Description

in0_i

wire logic [Width - 1 : 0]

input

in1_i

wire logic [Width - 1 : 0]

input

out_o

var logic [Width - 1 : 0]

output