[source]

Module prim_secded_64_57_enc

data_i[56:0]logicdata_ologic[63:0]

Block Diagram of prim_secded_64_57_enc

SECDED encoder generated by util/design/secded_gen.py

Ports

Name

Type

Direction

Description

data_i

wire logic [56 : 0]

input

data_o

var logic [63 : 0]

output