Block Diagram of prim_secded_39_32_enc
SECDED encoder generated by util/design/secded_gen.py
Name
Type
Direction
Description
wire logic [31 : 0]
input
var logic [38 : 0]
output
SECDED encoder generated by util/design/secded_gen.py